

ART 34 AMDT

1

CONTROL OF SCANNING VELOCITY MODULATION AT
MULTIPLE SCANNING FREQUENCIES

This invention relates to scanning velocity modulation (SVM) systems and more particularly to the automatic control of scanning velocity modulation signal amplitude at multiple scanning frequencies.

BACKGROUND OF THE INVENTION

It is well known that in a cathode ray tube display an improvement in apparent picture sharpness can be achieved by modulating the scanning velocity of an electron beam in accordance with the derivative of the luminance portion of the display signal. This derivative signal, or scan velocity modulation signal, can be derived from the luminance portion of the video signal and identifies when scanning beam velocity variations should be employed. Slowing of the scanning velocity of the electron beam causes a greater number of electrons to land at a particular point in the display resulting in brightening of the video monitor display at that particular location on the display. Conversely, accelerating the scanning velocity at a particular portion of the screen results in display darkening. Thus, horizontal rate edges may be visually enhanced by variations in the display intensity at edge transitions caused by the variation of the electron beam speed. This method of picture sharpness enhancement has advantages over a peaking approach to picture sharpness enhancement such as an avoidance of blooming of peaked high luminance (white) picture elements and an avoidance of enhancement of video noise occurring within the bandwidth of the peaked signals.

In Japanese Patent 61-099467 and PAJ vol. 010, No. 279 a multiscan TV receiver is disclosed which employs scanning beam velocity modulation by modulating the voltage applied to a fourth grid of the CRT. The reference also teaches that the velocity modulating voltage applied to the CRT grid is also applied to a peak to peak detector (83). The output from detector (83) is coupled to an AGC circuit (82) which controls the amplitude of the velocity modulating voltage applied to the CRT. In this way a closed loop is formed which maintains the peak to peak value of the velocity modulating voltage at a prescribed amount. Separated horizontal syncs are fed to

1/1

1 discriminator (84) which produces an output signal that is applied to control a
2 time constant of AGC circuit (82).

3 A TV receiver which employs scanning beam velocity modulation by
4 means of a magnetic deflection coil is disclosed in US Patent 5982449 and EPO
5 784 402 A2. A signal for SVM signal derivation is coupled via a digital filtering
6 means (12) which is programmed by CPU (3) based on information derived from
7 the format or content of the input signal selected for display. In this way the
8 sharpness of the displayed image is adapted to the input signal selected. This
9 reference also discloses the use of an SVM driver current feedback loop where
10 driver current is converted to a digital signal and coupled to CPU (3) to change
11 the characteristic of the programmable filter means (12).

12 SVM systems, such as those described above, are well known for
13 use in television systems, but they are typically not used in computer monitors.
14 SVM systems are generally not well suited for use in monitors that display video
15 signals of various different formats such as VGA, or SVGA which may use
16 alternative scanning frequencies. The horizontal scanning rates of these video
17 formats can be anywhere from 2 to 2.4 times as great as an NTSC horizontal
18 scanning frequency. With the convergence of the television and the computer
19 monitor, SVM is starting to be used under much more demanding conditions.
20 For example, multimedia monitors are becoming available that are also capable of

1 handling computer formats. This presents significant problems as concerns use
2 of SVM. Not only are computer monitor horizontal scan rates greater than
3 conventional NTSC scan rates, but new high definition television scan rates
4 defined by the Advanced Television System Committee (ATSC) standards can
5 also be as much as 2.14 times greater than NTSC television scan rates. Thus,
6 for example, if the NTSC television systems are referred to as having a scan
7 frequency of 1H, then VGA, HDTV and SVGA systems can be said to have scan
8 frequencies of 2H, 2.14H and 2.4H, respectively.

9 One problem with the use of SVM technology in connection with
10 displays that are to be used for video signals at a variety of different scan rates
11 is that there is generally a doubling in SVM signal amplitude for every octave
12 increase in horizontal scanning frequency. For example, the SVM signal
13 generated from the derivative of a luminance component of a 2H scanning
14 frequency signal will generally be 6 dB greater than the SVM signal which is
15 generated for an NTSC (1H) signal. This amplitude range can result in an SVM
16 signal that is less than optimal. In particular, when SVM systems are used in
17 fixed scanning rate displays, the application of scan velocity modulation to any
18 video signal is optimized having a predetermined range of amplitudes for signal
19 processing at the particular scan rate at which the display is to be used.
20 However, when a display is operable at multiple scan rates, it is much more
21 difficult to optimize SVM signal processing since the range of SVM amplitudes
22 can at least double for the various video signal formats. For example, if scan
23 velocity modulation in a multiple scan rate monitor is optimized for 1H video
24 signals, then excess SVM signal amplitude can result causing blooming or other
25 undesirable artifacts when required to function with a 2H video signal. Similarly,
26 when scan velocity modulation in a multiple scan rate monitor is optimized for
27 2H video signals, the SVM signal amplitude will be too small to provide sufficient
28 image enhancement for 1H signal inputs. It is thus desirable to determine a way
29 in which to ensure that a predetermined range of SVM signal amplitudes is used,
30 regardless of the scan frequency rate of a particular video display format.

SUMMARY OF THE INVENTION

In an inventive method scanning velocity modulation signal amplitude is controlled at a plurality of horizontal scanning frequencies. The method comprises the steps of, generating respective scanning velocity modulation signals from signals having a plurality of horizontal scanning frequencies and coupled for display by said apparatus, and, selectively controlling an amplitude of each respective scanning velocity modulation signal to a predetermined range of amplitudes.

According to one aspect of the invention, the amount of gain applied to the scan velocity modulation signal is reduced as the frequency of the horizontal scanning frequency is increased. For example, gain can be reduced by 6dB for each octave increase in horizontal scanning frequency so as to compensate for the differences introduced by the horizontal scanning frequency associated with various video formats.

According to another aspect of the invention, the horizontal scanning frequency is determined by a scan frequency detector circuit. In this case, the control signal is a DC voltage generated by said scan frequency detector which varies proportionally as a function of the horizontal scanning frequency. This DC voltage can then be used to directly control an amplifier gain. Alternatively, the control signal can be a digital command signal generated by a microprocessor responsive to horizontal scan frequency selection data. In that case, the digital command signal is preferably used to selectively vary an SVM gain register for controlling the amplitude of the SVM signal.

In an alternative embodiment the SVM amplitude control signal can be a digital command signal generated by a microprocessor responsive display source selection data. In that case, the digital command signal is preferably used to selectively vary an SVM gain register for controlling the SVM signal amplitude.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGURE 1 is a graph of SVM signal amplitude versus scanning frequency.

FIGURE 2 is a block diagram of an inventive SVM automatic gain control system for controlling an SVM signal amplitude.

FIGURE 3 is a detailed circuit diagram showing an embodiment of an SVM circuit with an automatic gain control system according to FIGURE 2.

FIGURE 4 is a block diagram of an alternative inventive embodiment employing an SVM automatic gain control system according to FIGURE 2..

FIGURE 5(a) shows an SVM signal output from a differentiator for a 1H video signal.

FIGURE 5(b) shows the signal of FIGURE 5(a) after amplitude control.

FIGURE 5(c) shows an SVM signal output from a differentiator for a 2H video signal.

FIGURE 5(d) shows the signal of FIGURE 5(c) after amplitude control.

DETAILED DESCRIPTION

Figure 1 is a plot showing SVM signal amplitude versus scan frequency in a display operable at multiple scanning frequencies. The y-axis represents the SVM signal amplitude, for example in decibels, when generated by a conventional SVM differentiator circuit. The x-axis represents horizontal scanning frequency of an input video signal. The standard NTSC horizontal scanning frequency is denoted by 1H, hence, 2H denotes a scanning frequency which is one octave higher, for example, as used for 640x480 video format. FIGURE 1 illustrates that the SVM signal amplitude increases by about 6dB for video signals having horizontal scanning frequencies in the 2H or greater frequency band. Thus, an SVM circuit designed for specific performance parameters, such as peak to peak clipping and noise coring with in a predetermined range of SVM signal amplitudes with 1H signals, can be over driven when processing SVM signals derived from video signals in the 2H frequency band. Overdriving an SVM system can for example result in, SVM output drive signal clipping, the output driver amplifier operating in a power limitation condition, with in addition, continuous peak to peak clipper activation and attendant loss of image sharpness enhancement. Alternatively, if the SVM circuitry is designed for optimal performance with a range of SVM signal amplitudes derived from 2H video signals, but receives a 1H signal, the SVM signal amplitude will be too small, possibly even failing to overcome the signal range for noise coring, and certainly resulting in insufficient picture enhancement.

5

FIGURE 2 depicts in block diagram form an open loop SVM automatic gain control system for adjusting SVM signal amplitude to be within a predetermined amplitude range when operating with video formats having different spatial resolution and different scanning frequencies. In FIGURE 2, a video signal which includes horizontal frequency information is applied to derivative circuit 1. In derivative circuit 1, the luminance component of the video signal is differentiated to produce an SVM signal. The output of derivative circuit 1 is coupled to variable gain amplifier 2. There, the SVM signal is amplified and is used generate a deflection current in the SVM coil for modulating the beam scanning velocity.

According to a preferred embodiment of the invention, scanning frequency detector 3 makes use of a portion of the input signal containing horizontal scanning frequency information to provide an indicator of likely spatial frequency content of the input signal. In simple terms, FIGURE 1 shows the increase in SVM signal amplitude that occurs with a doubling of input frequency. Since an exemplary ATSC image is capable of at least double the horizontal resolution of an NTSC signal, an open loop feed forward SVM amplitude control signal based on horizontal sync frequency determination provides a reliable indication of the spectral content of the displayed image.

To control the gain or SVM signal amplitude generated by amplifier 2 the horizontal scanning frequency is monitored and when it increases above 1H, the feed forward control signal from scan frequency detector 3 causes the SVM signal from amplifier 2 to be reduced in amplitude. Furthermore, open loop SVM signal gain and or amplitude control can be applied generally in accordance with a complementary or inverse transfer function to that depicted in FIGURE 1. Thus, gain, or SVM amplitude, is preferably halved for signals having double frequency scanning rates. Conversely, SVM amplitude or gain can similarly be increased for a corresponding decrease in horizontal scanning frequency.

FIGURE 3 is a detailed circuit diagram showing an embodiment of the SVM automatic gain control system of FIGURE 2. As shown in FIGURE 3, a luminance signal with negative going horizontal sync is applied to the input of the circuit. This signal can be provided by horizontal sync, luminance (Y) with

1 sync. The input video signal passes through AC coupling capacitor C1 which is
2 coupled to the base electrode of transistor Q2, an emitter follower. Resistors
3 R10, R11 and R12 form a potential divider and set the base voltages of
4 transistors Q2 and Q4. The collector electrode of transistor Q2 is coupled to a
5 source of operating potential, +VA, typically 24 volts, and its emitter is coupled
6 through resistor R13 to the emitter electrode of grounded base amplifier Q4.
7 The base electrode of transistor Q4 is biased from the junction of resistors R11
8 and R12 and is decoupled ground via capacitor C2.

9 The input video signal is differentiated in the collector circuit of
10 transistor Q4 by the parallel configured network comprising capacitor C5,
11 inductor L2 and damping resistor R19 thus producing an SVM signal. The output
12 of the differentiator circuit is coupled via series connected capacitor C3 and
13 resistor R20 to the base of transistor Q6. A resistor R21 is coupled to the
14 junction of capacitor C3 and resistor R20 to bias the base of transistor Q6 to the
15 same potential as that of transistor Q8. Transistors Q6 and Q8 form a
16 differential amplifier in which the gain is set by resistors R26 and R28, R36 and
17 the collector current of current source transistor Q7. Resistors R25, R33 and
18 R34 form a potential divider that provides biasing voltages for transistors Q6,
19 Q7, and Q8, where transistor Q6 is biased via resistors R20 and R21 and
20 transistor Q8 is biased via resistor R30. The junction of resistors R21, R30, R33
21 and R34 is decoupled to ground by capacitor C14. Similarly capacitor C11
22 decouples the junction of resistors R25 and R33 to ground. The collector
23 electrode of Q6 is coupled to supply voltage +VA, and the collector electrode of
24 transistor Q8 is coupled to supply voltage +VA through collector load resistor
25 R36. Additionally, the SVM signal output of the differential amplifier is taken
26 from the collector electrode of transistor Q8.

27 Moving to the scan frequency detector portion of the circuit, the
28 video signal with negative going horizontal frequency information is applied via
29 capacitor C6 to the base electrode of PNP transistor Q3 which is biased by
30 resistor R14 which is connected to ground. Transistor Q3 is configured as a
31 negative going pulse detector which outputs at its collector, a positive going
32 horizontal rate pulse signal derived from the horizontal sync frequency of the

incoming video signal. The emitter of transistor Q3 is coupled to operating potential +VA. Series connected resistors R16 and R17 form a collector load for transistor Q3. The positive pulses from the collector are coupled via resistor R17, which determines a charging current for capacitor C8. During intervening pulse periods capacitor C8 is discharged to ground via resistor R16 thus forming a horizontal rate sawtooth signal. The sawtooth waveform is then applied to the base electrode of transistor Q5, an emitter follower, that buffers the sawtooth signal. The collector electrode of transistor Q5 is coupled to supply voltage +VA, and the emitter electrode is coupled through resistor R15 to ground. The emitter of transistor Q5, is also coupled to resistor R18 and capacitor C7 which form a low pass filter that converts the sawtooth signal into a DC voltage having a value in proportion to the horizontal sync frequency of the input video signal, i.e. the higher the horizontal frequency the greater the resultant DC voltage. This frequency dependent DC voltage is coupled to the base of emitter follower transistor Q10 which provides a current I via resistor R19 to the junction of resistor R27 and the emitter of the differential amplifier current source transistor Q7. The collector electrode of transistor Q7 is coupled to the junction of resistors R26 and R28, and the emitter electrode is coupled to ground via resistor R27. As the DC voltage from the scanning frequency detector increases, the voltage at the emitter of transistor Q7 increases causing the base emitter potential to be reduced which in turn reduces the collector current. Thus the current supply to the differential amplifier is reduced causing the SVM output signal at transistor Q8 collector to be reduced in amplitude. The reduction in source current of the differential amplifier causes a decrease in the gain of the SVM signal. Thus, the differential amplifier comprised of the transistors Q6, Q7 and Q8 is configured as a variable gain amplifier in which the output signal amplitude is automatically reduced when horizontal scanning frequency of the display signal is increased.

It may be readily appreciated that the embodiment of the invention in FIGURE 2 is not limited to the precise arrangement shown and that there are other alternatives for implementing the control system according to the present invention. In fact, the present invention can be implemented using any circuit

1 that detects a horizontal scan frequency of a video signal and then modifies SVM
2 signal amplitude to maintain optimal SVM performance at different scan
3 frequencies. FIGURE 4 depicts one such alternative embodiment.

4 In FIGURE 4, input stage 10 is shown with a plurality of user
5 selectable video input sources including several 1H video sources such as NTSC
6 composite video (VID 1, 2, 3, 4), S-video (SVID 1, 2, 3) and component video (Y
7 Pr Pb). In addition, input stage 10 typically has one or more input connections
8 providing user selectable 2H and higher scanning frequency video sources
9 including VGA 1, VGA 2 and HDTV. It should be noted that the invention is not
10 limited in this regard. Other video sources may also be provided and not all of
11 the video sources identified need be supplied.

12 In a further embodiment shown in FIGURE 4, when the user
13 selected input is an NTSC or other 1H input, the horizontal (H) sync pulses and
14 vertical (V) sync pulses are extracted by a video processor, depicted by
15 exemplary integrated circuit 11, from the composite video or luminance signal
16 components of the selected 1H source. Video processor 11 then outputs the H
17 and V sync pulses separated from the 1H sources to H & V selector switch 12
18 for selection and coupling to microprocessor 13. The processing features of
19 video processor 11 can be provided by an integrated circuit, for example type
20 TA1276N which is commercially available from Toshiba. However, the invention
21 is not limited in this regard and those skilled in the art will recognize that discrete
22 component circuitry or any other commercially available integrated circuit having
23 similar capabilities can also be used for this purpose.

24 An up-converter 16 can be provided between input stage 10 and
25 video processor 11. Up-converter 16 is used to convert NTSC or other 1H video
26 signals to 2H video signals and can, for example, be implemented by line
27 doubling. As shown in FIGURE 4, up-converter 16 is controlled by
28 microprocessor 13 via a data bus, for example, employing an I²C protocol, based
29 on a determination of the selected input horizontal frequency by microprocessor
30 13.

31 Referring again to block 10 of FIGURE 4, the 2H or higher input
32 signals may provide separate horizontal and vertical sync pulses, which when

1 selected, via the data bus, are directly coupled to H & V selector switch 12 and
2 ultimately to microprocessor 13 for further processing. In the case of these 2H -
3 2.4H video sources, video processor 11 will preferably receive the component
4 video signals (R, G, B) as shown, with selection within processor 11 controlled
5 by microprocessor 13 via the I²C bus.

6 As has been described, microprocessor 13 is variously coupled to
7 provide control via the I²C bus. Microprocessor 13, can for example be an ST
8 9296 IC which is commercially available from ST Microelectronics. However,
9 the invention is not limited in this regard and any other microprocessor of similar
10 capability can be used for this purpose.

11 As depicted in FIGURE 4, microprocessor 13 receives selected H
12 and V sync pulses from H & V selector switch 12 to determine the horizontal
13 frequency of the video source selected for display and SVM enhancement.
14 Microprocessor 13 can determine the horizontal frequency of the selected display
15 signal by a number of methods. For example, as described with reference to
16 FIGURE 2, a frequency dependent voltage may be generated, with the resulting
17 DC value measured by microprocessor 13 and compared with stored values to
18 determine the horizontal frequency of the selected source. In a second method
19 microprocessor 13 can measure a duration or width of an element of the
20 selected horizontal sync pulse to determine the horizontal scanning frequency.
21 In a further method, since microprocessor 13 is responsive to user selection of
22 display signal input, horizontal frequency indicating logic can, for example, be
23 implemented by hard wiring or a look up table to associate the user selected
24 input signal with a specific input signal format and scanning frequency.
25 Furthermore, since various display signals are connected to the display device via
26 mechanically different connectors, the horizontal frequency determination can be
27 derived from the input socket selected. For example NTSC signals, S-video
28 signals and SVGA signals are each input to the display via differing, non-
29 interchangeable connectors. Thus, based on one or a combination of the various
30 horizontal frequency determination methods, microprocessor 13 is preferably
31 programmed to send a horizontal frequency specific gain or amplitude control
32 command via the data bus to video processor 11. Video processor 11

1 preferably contains an SVM generator with gain or SVM output signal amplitude
2 controlled in response to control command data received from microprocessor 13
3 via the I²C bus. For example, in the case of IC type TA 1276N previously noted,
4 the SVM gain is controlled by a 2-bit register that can attenuate the SVM signal
5 by 0dB, -6dB, -9dB, with in addition, the capability of inhibiting the SVM signal
6 output. Microprocessor 13 is preferably programmed such that the SVM signal
7 is not attenuated, ie gain is set to 0dB when 1H video sources are determined,
8 and for 2H sources microprocessor 13 generates control data which provides a -
9 6dB reduction in of SVM signal gain. Video sources with scan rates higher than
10 2H are preferably attenuated in accordance with the transfer function illustrated
11 in FIGURE 1. In general, for each octave increase in scanning frequency, the
12 SVM signal is attenuated 6dB to maintain the SVM signal within a predetermined
13 range of amplitudes. As shown in FIGURE 4, the controlled amplitude SVM
14 signal is coupled to SVM driver 14 and ultimately SVM coil 15 to produce
15 substantially similar image enhancement, independent of the display scanning
16 frequency.

17 As described previously, NTSC or other 1H video signals can be
18 converted into 2H video signals by up-converter 16. In this way signals with
19 inherently lower image detail, or spatial resolution, are converted and receive
20 detectable attributes indicative of 2H video signals. However, although such up
21 converted signals may be detected as 2H video signals, the image detail is not
22 comparable with that of a signal that originated as 2H signal. In simple terms
23 the up conversion process cannot add image detail absent from the original 1H
24 image. Thus it can be appreciated that although these signals may be detected
25 as 2H video signals, the displayed image can benefit from a level of SVM
26 enhancement greater than that provided for original 2H signals. Thus when up-
27 converter 16 is enabled, microprocessor 13 can determine from an exemplary
28 look up table or the like, an amplitude control value suitable for SVM
29 enhancement of such up-converted images. For example, an up converted image
30 can receive an SVM amplitude value between those provided for 1H and 2H
31 frequency sources.

FIGURES 5(a), 5(b), 5(c) and 5(d) illustrate the problem identified by applicants and the advantageous amplitude control solution described herein. FIGURE 5(a) shows an example of an SVM signal at an output of a differentiator or SVM signal generator. The SVM signal was formed by differentiation of a 1H luminance signal component comprising a 100 IRE pulse with 60 nanosecond rise and fall times. FIGURE 5(c) shows an SVM signal formed by differentiation of a 2H video signal comprising a 100 IRE pulse with 30 nanosecond rise and fall times. The exemplary waveforms for FIGURES 5(a) and 5(c) are chosen to be visually equal, when displayed. Both of these signals are depicted with reference to the output of derivative circuit 1 of FIGURE 2. As described earlier, the SVM signal resulting from the 2H source is depicted with approximately twice the amplitude of the SVM signal derived from the 1H source.

Referring now to FIGURES 5(b) and 5(d), the effects of the advantageous automatic control system are shown according to a preferred embodiment of the invention. FIGURE 5(b) illustrates the amplitude of the 1H SVM output signal as measured from the output of variable gain amplifier 2 in FIGURE 2. FIGURE 5(d) shows the amplitude of the 2H SVM output signal similarly measured at the output of variable gain amplifier 2 in FIGURE 2. As can be seen from the waveforms depicted in FIGURES 5(b) and 5(d), the amplitude of the 1H and 2H SVM output signals are approximately the same. Thus, the SVM automatic gain control system maintains an optimal amplitude range for the scanning velocity modulation signal at multiple scan frequencies.